jsauer/torvalds-linux
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-01-11 17:10:13 +00:00
Code

ARM: dts: qcom: msm8960: add I2C nodes for gsbi1 and gsbi8

Browse Source 
These are present on msm8960 and are required for devices such as the
Casio G'zOne, which has NFC wired to gsbi1 and audio amplifier wired to
gsbi8.

The nodes are added disabled by default.

Co-developed-by: Shinjo Park <peremen@gmail.com>
Signed-off-by: Shinjo Park <peremen@gmail.com>
Signed-off-by: Antony Kurniawan Soemardi <linux@smankusors.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250921-msm8960-reorder-v2-4-26c478366d21@smankusors.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Antony Kurniawan Soemardi 2025-09-21 03:08:12 +00:00 committed by Bjorn Andersson
parent f239a394f9
commit 47f46fa732
1 changed files with 70 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
arch/arm/boot/dts/qcom/qcom-msm8960.dtsi
View File

@ -131,6 +131,24 @@
interrupt-controller;
#interrupt-cells = <2>;
i2c1_default_state: i2c1-default-state {
i2c1-pins {
pins = "gpio8", "gpio9";
function = "gsbi1";
drive-strength = <8>;
bias-disable;
};
};
i2c1_sleep_state: i2c1-sleep-state {
i2c1-pins {
pins = "gpio8", "gpio9";
function = "gpio";
drive-strength = <2>;
bias-bus-hold;
};
};
i2c3_default_state: i2c3-default-state {
i2c3-pins {
pins = "gpio16", "gpio17";
@ -149,6 +167,24 @@
};
};
i2c8_default_state: i2c8-default-state {
i2c8-pins {
pins = "gpio36", "gpio37";
function = "gsbi8";
drive-strength = <8>;
bias-disable;
};
};
i2c8_sleep_state: i2c8-sleep-state {
i2c8-pins {
pins = "gpio36", "gpio37";
function = "gpio";
drive-strength = <2>;
bias-bus-hold;
};
};
i2c10_default_state: i2c10-default-state {
i2c10-pins {
pins = "gpio73", "gpio74";
@ -474,6 +510,23 @@
status = "disabled";
gsbi1_i2c: i2c@16080000 {
compatible = "qcom,i2c-qup-v1.1.1";
reg = <0x16080000 0x1000>;
pinctrl-0 = <&i2c1_default_state>;
pinctrl-1 = <&i2c1_sleep_state>;
pinctrl-names = "default", "sleep";
interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&gcc GSBI1_QUP_CLK>,
<&gcc GSBI1_H_CLK>;
clock-names = "core",
"iface";
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
gsbi1_spi: spi@16080000 {
compatible = "qcom,spi-qup-v1.1.1";
reg = <0x16080000 0x1000>;
@ -572,6 +625,23 @@
status = "disabled";
};
gsbi8_i2c: i2c@1a080000 {
compatible = "qcom,i2c-qup-v1.1.1";
reg = <0x1a080000 0x1000>;
pinctrl-0 = <&i2c8_default_state>;
pinctrl-1 = <&i2c8_sleep_state>;
pinctrl-names = "default", "sleep";
interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&gcc GSBI8_QUP_CLK>,
<&gcc GSBI8_H_CLK>;
clock-names = "core",
"iface";
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
};
gsbi10: gsbi@1a200000 {