mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-01-11 17:10:13 +00:00
81f5d15c48
32BIT platforms only have 32bit CSR/IOCSR registers, 64BIT platforms have both 32bit/64bit CSR/IOCSR registers. Now there are both 32bit and 64bit CSR accessors: csr_read32()/csr_write32()/csr_xchg32(); csr_read64()/csr_write64()/csr_xchg64(); Some CSR registers (address and timer registers) are 32bit length on 32BIT platform and 64bit length on 64BIT platform. To avoid #ifdefs here and there, they need adaptive accessors, so we define and use: csr_read()/csr_write()/csr_xchg(); IOCSR doesn't have a "natural length", which means a 64bit register can be treated as two 32bit registers, so we just use two 32bit accessors to emulate a 64bit accessors. Reviewed-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
76 lines
1.8 KiB
C
76 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* loongson-specific suspend support
|
|
*
|
|
* Author: Huacai Chen <chenhuacai@loongson.cn>
|
|
* Copyright (C) 2020-2022 Loongson Technology Corporation Limited
|
|
*/
|
|
#include <linux/acpi.h>
|
|
#include <linux/pm.h>
|
|
#include <linux/suspend.h>
|
|
|
|
#include <asm/loongarch.h>
|
|
#include <asm/loongson.h>
|
|
#include <asm/setup.h>
|
|
#include <asm/time.h>
|
|
#include <asm/tlbflush.h>
|
|
|
|
u64 loongarch_suspend_addr;
|
|
|
|
struct saved_registers {
|
|
u32 ecfg;
|
|
u32 euen;
|
|
u32 pwctl0;
|
|
u32 pwctl1;
|
|
unsigned long pgd;
|
|
unsigned long kpgd;
|
|
unsigned long pcpu_base;
|
|
};
|
|
static struct saved_registers saved_regs;
|
|
|
|
void loongarch_common_suspend(void)
|
|
{
|
|
save_counter();
|
|
saved_regs.pgd = csr_read(LOONGARCH_CSR_PGDL);
|
|
saved_regs.kpgd = csr_read(LOONGARCH_CSR_PGDH);
|
|
saved_regs.pwctl0 = csr_read32(LOONGARCH_CSR_PWCTL0);
|
|
saved_regs.pwctl1 = csr_read32(LOONGARCH_CSR_PWCTL1);
|
|
saved_regs.ecfg = csr_read32(LOONGARCH_CSR_ECFG);
|
|
saved_regs.euen = csr_read32(LOONGARCH_CSR_EUEN);
|
|
saved_regs.pcpu_base = csr_read(PERCPU_BASE_KS);
|
|
|
|
loongarch_suspend_addr = loongson_sysconf.suspend_addr;
|
|
}
|
|
|
|
void loongarch_common_resume(void)
|
|
{
|
|
sync_counter();
|
|
local_flush_tlb_all();
|
|
csr_write(eentry, LOONGARCH_CSR_EENTRY);
|
|
csr_write(eentry, LOONGARCH_CSR_MERRENTRY);
|
|
csr_write(tlbrentry, LOONGARCH_CSR_TLBRENTRY);
|
|
|
|
csr_write(saved_regs.pgd, LOONGARCH_CSR_PGDL);
|
|
csr_write(saved_regs.kpgd, LOONGARCH_CSR_PGDH);
|
|
csr_write32(saved_regs.pwctl0, LOONGARCH_CSR_PWCTL0);
|
|
csr_write32(saved_regs.pwctl1, LOONGARCH_CSR_PWCTL1);
|
|
csr_write32(saved_regs.ecfg, LOONGARCH_CSR_ECFG);
|
|
csr_write32(saved_regs.euen, LOONGARCH_CSR_EUEN);
|
|
csr_write(saved_regs.pcpu_base, PERCPU_BASE_KS);
|
|
}
|
|
|
|
int loongarch_acpi_suspend(void)
|
|
{
|
|
enable_gpe_wakeup();
|
|
enable_pci_wakeup();
|
|
|
|
loongarch_common_suspend();
|
|
|
|
/* processor specific suspend */
|
|
loongarch_suspend_enter();
|
|
|
|
loongarch_common_resume();
|
|
|
|
return 0;
|
|
}
|