mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-01-11 17:10:13 +00:00
bc97e616a7
The node describing the RP1 endpoint currently uses a specific name
('rp1_nexus') that does not correctly reflect the PCI topology.
Update the DT with the correct topology and use generic node names.
Additionally, since the driver dropped overlay support in favor of a
fully described DT, rename '...-ovl-rp1.dts' to '...-base.dtsi' for
inclusion in the board DTB, as it is no longer compiled as a
standalone DTB.
Signed-off-by: Andrea della Porta <andrea.porta@suse.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/827b12ba48bb47bc77a0f5e5617aea961c8bc6b5.1766077285.git.andrea.porta@suse.com
Signed-off-by: Florian Fainelli <florian.fainelli@broadcom.com>
82 lines
1.6 KiB
Plaintext
82 lines
1.6 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/*
|
|
* As a loose attempt to separate RP1 customizations from SoC peripherals
|
|
* definitioni, this file is intended to host the override nodes for the RP1
|
|
* peripherals, e.g. to declare the phy of the ethernet interface or custom
|
|
* pin setup.
|
|
* All other nodes that do not have anything to do with RP1 should be added
|
|
* to the included bcm2712-rpi-5-b-base.dtsi instead.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "bcm2712-rpi-5-b-base.dtsi"
|
|
|
|
/ {
|
|
aliases {
|
|
ethernet0 = &rp1_eth;
|
|
};
|
|
};
|
|
|
|
&pcie2 {
|
|
pci@0,0 {
|
|
reg = <0x0 0x0 0x0 0x0 0x0>;
|
|
ranges;
|
|
bus-range = <0 1>;
|
|
device_type = "pci";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
dev@0,0 {
|
|
compatible = "pci1de4,1";
|
|
reg = <0x10000 0x0 0x0 0x0 0x0>;
|
|
ranges = <0x1 0x0 0x0 0x82010000 0x0 0x0 0x0 0x400000>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
#include "rp1-common.dtsi"
|
|
};
|
|
};
|
|
};
|
|
|
|
&rp1_eth {
|
|
assigned-clocks = <&rp1_clocks RP1_CLK_ETH_TSU>,
|
|
<&rp1_clocks RP1_CLK_ETH>;
|
|
assigned-clock-rates = <50000000>,
|
|
<125000000>;
|
|
status = "okay";
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <&phy1>;
|
|
|
|
mdio {
|
|
reg = <0x1>;
|
|
reset-gpios = <&rp1_gpio 32 GPIO_ACTIVE_LOW>;
|
|
reset-delay-us = <5000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy1: ethernet-phy@1 {
|
|
reg = <0x1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&rp1_gpio {
|
|
usb_vbus_default_state: usb-vbus-default-state {
|
|
function = "vbus1";
|
|
groups = "vbus1";
|
|
};
|
|
};
|
|
|
|
&rp1_usb0 {
|
|
pinctrl-0 = <&usb_vbus_default_state>;
|
|
pinctrl-names = "default";
|
|
status = "okay";
|
|
};
|
|
|
|
&rp1_usb1 {
|
|
status = "okay";
|
|
};
|